OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 184

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
184 Updated some application makefiles to make use of common makefile ja_rd 4826d 10h /
183 Updated comments and readme file for code samples ja_rd 4828d 02h /
182 Updated makefiles for Hello and Adventure
Removed old dependencies in Adventure demo
ja_rd 4828d 02h /
181 Bug fix: left out a link script in last commit ja_rd 4828d 03h /
180 Removed old support code
Bits of it may yet reappear as part of the new support library
ja_rd 4828d 13h /
179 'Adventure' demo updated, removed dependencies to old support code ja_rd 4828d 13h /
178 Added FP math support to support library
Uses code lifted from old version of GNU libc, no adaptation needed
NEEDS testing!
ja_rd 4828d 13h /
177 Modified 'Adventure' demo to use new support code ja_rd 4828d 14h /
176 Modified 'hello' to use new support code
NOTE: the 'OPCODE EMULATOR' mentioned below is the TRAP HANDLER
The SW opcode emulation has been working for months
ja_rd 4828d 14h /
175 Updated support library
Removed spurious dependence to accursed '_impure_ptr'
ja_rd 4828d 14h /
174 started to add branch emulation to opcode emulator ja_rd 4828d 14h /
173 New version of support code, still incomplete. ja_rd 4828d 14h /
172 Added new version of support code, still incomplete ja_rd 4830d 05h /
171 CPU bug fix: MFC0 instructions aborted by privilege trap should not modify any register ja_rd 4831d 07h /
170 Fixed bug in optional emulation of EXT, INS ja_rd 4831d 17h /
169 Fixed bug in emulation of CLO instruction
Added support for simulated hardware IRQs (incomplete)
ja_rd 4831d 17h /
168 Updated 'opcodes' simulation script to NOT use simulated mips32 instructions and trap instead (as the real CPU does) ja_rd 4831d 17h /
167 Updated simulation script for 'hello' sample: now uses function call log.
It is useless in this demo, but it shows how to use it.
ja_rd 4831d 19h /
166 Modified simulator, added some debug functionality:
- Optional emulation of some MIPS32r2 opcodes
- Function call trace log using map file (crude implementation)

Plus a few small bug fixes
ja_rd 4831d 19h /
165 Added (very early draft, very incomplete) reserved opcode trap handler.
Updated opcode tester to test some emulated mips32 opcodes using the trap handler.
ja_rd 4837d 03h /
164 Minor typo fixes in source file ja_rd 4837d 03h /
163 SW simulator update:
Better disassembly format (hastily tested)
New parameters: start address, breakpoint address, whether or not to trap reserved opcodes
ja_rd 4837d 04h /
162 Fixed stupid mistake in headers (date of project) ja_rd 4837d 19h /
161 Added GPL license info to the vhdl headers
This project is becoming respectable :)
ja_rd 4837d 19h /
160 BUG FIX: the cache init code was messing the BSS initialization ja_rd 4838d 21h /
159 bug detected but not fixed in cpu
(1st instruction after entering user mode is executed in kernel mode)
ja_rd 4839d 04h /
158 removed file from TB directory which was committed by mistake ja_rd 4839d 04h /
157 Bug fix in the missing coprocesor exception.
The CPU was triggering a privilege exception for the mtc0 that went into user mode.
Logging HDL updated
ja_rd 4840d 14h /
156 project doc somewhat updated (but still out of date) ja_rd 4840d 21h /
155 Temporary warning added to outdated project doc file ja_rd 4840d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.