URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 38

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
38	Minor changes in header comments	ja_rd	4917d 15h	/
37	functions added to package for standard address decoding	ja_rd	4917d 15h	/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	4917d 15h	/
35	CPU mem_wait logic updated to work with cache	ja_rd	4917d 15h	/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4917d 16h	/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	4917d 16h	/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	4917d 17h	/
31	Major refactor in slite: supports memory map with more than 1 block indentation made homogeneous unused code removed	ja_rd	4917d 17h	/
30	Completed decoding of instructions (to prevent side effects of invalid opcodes)	ja_rd	4919d 13h	/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	4919d 14h	/
28	Core updated: supports CP0 cause register and traps in delay slots traps abort next instruction in all cases (incl. jumps/L/S)	ja_rd	4919d 14h	/
27	SW simulator updated: now supports CP0 cause register and traps in delay slots	ja_rd	4919d 15h	/
26	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4919d 19h	/
25	opcode test: HO and LO registers tested along with mul/div and not separately	ja_rd	4919d 19h	/
24	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4919d 19h	/
23	Unimplemented instruction are now trapped (barely tested)	ja_rd	4919d 19h	/
22	FIXED killer bug in instruction decoder for beq & mfc0 Decoding was incomplete and beq was using wrong ALU input	ja_rd	4920d 16h	/
21	Converted multiplier module reset to synchronous	ja_rd	4921d 02h	/
20	Updated file list	ja_rd	4921d 02h	/
19	Updated main doc after adding multiplier Fixed some glaring errors and typos	ja_rd	4921d 02h	/
18	pre-generated simulation test bench 'hello world' adapted to new mult module	ja_rd	4921d 05h	/
17	dual-ram-block test bench template updated for new mult module	ja_rd	4921d 05h	/
16	SW simulator now shows HI and LO in status	ja_rd	4921d 05h	/
15	Added mult module to sim script	ja_rd	4921d 05h	/
14	Opcode test now has mul/div tests enabled by default	ja_rd	4921d 05h	/
13	single-ram-block test bench template updated for new mult module	ja_rd	4921d 05h	/
12	Adapted multiplier unit from Plasma	ja_rd	4921d 05h	/
11	SW signed multiplication simulation now lets compiler do the 64-bit arithmetic	ja_rd	4921d 17h	/
10	Doc update: exceptions as per MIPS standard	ja_rd	4922d 06h	/
9	Trap handling now works as in the MIPS specs: EPC points to victim instruction (break/syscall) Opcode test modified accordingly	ja_rd	4922d 07h	/

Browse

Tools

Subversion Repositories ion

[/] - Rev 38

Filtering Options