OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Fixed CLR.bit when ACC was the target.
Implemented solution suggested by Stephane Bouyat, worked like a charm!		 ja_rd 3936d 07h /
22 Fixed comments in object code package generation script.
The comments were awfully wrong -- leftover from another project, actually.		 ja_rd 4227d 10h /
21 ja_rd 4242d 15h /
20 ja_rd 4242d 15h /
19 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4242d 15h /
18 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4242d 15h /
17 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4242d 15h /
16 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4244d 11h /
15 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4248d 09h /
14 BUG FIX: <DJNZ dir, rel> didn't work when addressing an SFR.
Signal direct_addressing fixed.		 ja_rd 4248d 14h /
13 BUG FIX: <DJNZ dir, rel> was tested only with IRAM addresses.
Now it's tested with an SFR too.
The test package has been fixed too with a XRAM configuration suitable for the test bench (it was zero).		 ja_rd 4248d 14h /
12 BUG FIX: The build script did not configure XDATA space properly.
XDATA size was zero, which made the HW tests fail.		 ja_rd 4248d 18h /
11 Removed old 'demos' directory. These files are now in the 'boards' directory. ja_rd 4310d 16h /
10 Updated 'quickstart' to reflect new organization of demo directory. ja_rd 4310d 16h /
9 Fixed quartus-2 project file -- replaced absolute output path with relative path. ja_rd 4310d 18h /
8 Added support to build demos on another board: Avnet's Spartan-3A Evaluation Board. ja_rd 4313d 09h /
7 Removed obsolete comment from core include file. ja_rd 4313d 10h /
6 Added a 'LED blinker' program to try the core on boards with no RS232 connector. ja_rd 4313d 10h /
5 Committed source and project files for Dhrystone demo on Terasic's DE-1 board. ja_rd 4314d 19h /
4 Committed support tools including simulator. ja_rd 4314d 20h /
3 Committed documentation and example programs. ja_rd 4314d 20h /
2 Full VHDL sources and Modelsim scripts.
This is a migration of an existing project.		 ja_rd 4314d 20h /
1 The project and the structure was created root 4314d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.