OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added lines to create directories after a fresh SVN download fafa1971 5397d 19h /
59 Fixed include paths fafa1971 5492d 19h /
58 fafa1971 5492d 19h /
57 Added 'trunk' to M1 root dir fafa1971 5508d 22h /
56 Added old uploaded documents to new repository. root 5578d 19h /
55 Added old uploaded documents to new repository. root 5579d 08h /
54 New directory structure. root 5579d 08h /
53 Added $gp initialization done by linker fafa1971 5614d 19h /
52 Updated to reflect current status. fafa1971 5617d 22h /
51 Finally added unaligned loads and stores. fafa1971 5625d 14h /
50 Added handling of HALF and BYTE sizes in loads. fafa1971 5625d 16h /
49 *** empty log message *** fafa1971 5625d 17h /
48 Added proper carry generation inside ALU fafa1971 5625d 18h /
47 Updated TODO list fafa1971 5627d 22h /
46 Added again System Configuration Registers to properly handle exceptions. fafa1971 5627d 22h /
45 Useless files fafa1971 5701d 19h /
44 New top-level for Spartan-3E Starter Kit fafa1971 5701d 19h /
43 New filelists fafa1971 5701d 19h /
42 New tests fafa1971 5701d 20h /
41 New scripts fafa1971 5701d 20h /
40 This code is not needed anymore fafa1971 5701d 20h /
39 Moved boot code and functional verification tests into subdirs fafa1971 5701d 20h /
38 Deleted obsolete files. fafa1971 5701d 20h /
37 New scripts for a new Mistral world fafa1971 5701d 20h /
36 Added new behavioral stuff for Wishbone peripherals fafa1971 5701d 20h /
35 New testbench with Wishbone peripherals fafa1971 5701d 20h /
34 Added all the new files for Wishbone peripherals fafa1971 5701d 20h /
33 Added files from Mistral's new world fafa1971 5701d 20h /
32 Moved files from m1_cpu to m1_core dir fafa1971 5701d 20h /
31 New world for Mistral fafa1971 5701d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.