OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 151

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 Fixed timeout linked list bug and don't reenable interrupts during thread swap rhoads 6641d 21h /
150 Better match ANSI C API and added UART packet functions rhoads 6641d 22h /
149 Better match ANSI C API rhoads 6641d 22h /
148 Support Plasma version 3 rhoads 6695d 21h /
147 Support Plasma version 3 and the Plasma RTOS rhoads 6695d 21h /
146 simplify OS_SemaphorePost() rhoads 6695d 21h /
145 make rtos the default target rhoads 6695d 21h /
144 added memmove() rhoads 6695d 21h /
143 Plasma header file rhoads 6695d 21h /
142 Support downloading programs via serial port rhoads 6705d 19h /
141 Major changes -- updated to Plasma Version 3 rhoads 6706d 19h /
140 This commit was manufactured by cvs2svn to create tag 'V3_0'. 6706d 22h /
139 Major changes -- updated to Plasma Version 3 rhoads 6706d 22h /
138 Realtime Operating System: Updated to Plasma Version 3 rhoads 6706d 22h /
137 Updated to Plasma Version 3 rhoads 6706d 22h /
136 Better setting of $GP register rhoads 6706d 22h /
135 Added lots of spaces rhoads 7047d 22h /
134 Added lots of spaces rhoads 7047d 22h /
133 Fixed bug when MIPS executable compiled under Linux. Added lots of spaces rhoads 7047d 23h /
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7186d 21h /
131 Changed "GENERIC" to "DEFAULT" to be Xilinx friendly. rhoads 7186d 21h /
130 Added better spacing rhoads 7186d 21h /
129 Added reset_in to sensitivity list rhoads 7205d 21h /
128 Reset all registers, constants now upper case. rhoads 7324d 08h /
127 This commit was manufactured by cvs2svn to create tag 'V2_1'. 7342d 21h /
126 Added note that CC is for x86 and gmake has problems with MIPS gcc libraries. rhoads 7342d 21h /
125 Fixed pc_source_type comment. rhoads 7342d 22h /
124 Holger Lohn's fix for interrupts when 3-state pipeline enabled. rhoads 7342d 22h /
123 Uncomment out the Altera portion. Xilinx users may need to re-comment out this section. rhoads 7409d 22h /
122 Added comment to explain why c_bus isn't delayed but reg_dest is delayed. rhoads 7473d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.