OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 100

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
100 Update HTML documentation with Actel's FPGA implementation example (file & directory description section). olivier.girard 4897d 11h /
99 Small fix for CVER simulator support. olivier.girard 4898d 12h /
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 4898d 12h /
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 4899d 12h /
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 4899d 12h /
95 Update some test patterns for the additional simulator supports. olivier.girard 4902d 12h /
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim
olivier.girard 4902d 12h /
93 Update Tools' Windows executables. olivier.girard 4906d 11h /
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)
olivier.girard 4906d 12h /
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.
olivier.girard 4906d 13h /
90 Update windows executables for the tools. olivier.girard 4921d 18h /
89 Update the loader tool to support Intel-HEX format. olivier.girard 4921d 18h /
88 Update windows executables for the tools. olivier.girard 4921d 18h /
87 Minor update of gdbproxy to allow sourcing some custom tcl scripts.
Major update of the minidebugger (complete re-work of the GUI).
olivier.girard 4921d 19h /
86 Update serial debug interface test patterns to make them work with all program memory configurations. olivier.girard 4929d 09h /
85 Diverse RTL cosmetic updates. olivier.girard 4929d 11h /
84 Update SRAM model in the core testbench to prevent the IEEE warning when running simulations.
Update watchdog to fix NMI synchronisation problem.
Add synchronizers for the PUC signal in the debug interface.
olivier.girard 4934d 12h /
83 Add Oscilloscope screenshot + link to the original game. olivier.girard 4980d 12h /
82 Update Actel example project:
- synthesis scripts.
- Spacewar demo program.
- SVN ignore patterns for diverse directories
olivier.girard 4980d 12h /
81 Initial synthesis, P&R setup for the Actel example project. olivier.girard 4983d 11h /
80 Create initial version of the Actel FPGA implementation example. olivier.girard 4983d 19h /
79 Update the GPIO peripheral to fix a potential synchronization issue. olivier.girard 4995d 13h /
78 update windows executable files olivier.girard 4997d 12h /
77 Tool script update with additional checks:
- execution of the "msp430-objcopy" ran properly
- add a timeout delay to wait for the generated bin file
- check if the size of the ELF file program section is the same as the available program memory.
olivier.girard 4997d 12h /
76 Add possibility to simulate C code within the "core" environment. olivier.girard 5000d 11h /
75 Update development tools windows executable to support memories whose size are not a power of 2. olivier.girard 5082d 11h /
74 Update serial debug interface to support memories with a size which is not a power of 2.
Update the software tools accordingly.
olivier.girard 5082d 12h /
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.
olivier.girard 5107d 13h /
72 Expand configurability options of the program and data memory sizes. olivier.girard 5109d 13h /
71 Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier. olivier.girard 5256d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.