OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5133d 06h /
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.
jeremybennett 5133d 06h /
130 Updating uclibc patch julius 5134d 09h /
129 Previous commit was before saving file. jeremybennett 5135d 05h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5135d 05h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5135d 06h /
126 More explanation of l.xori. jeremybennett 5135d 06h /
125 Update to specification of l.xori. jeremybennett 5135d 13h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5136d 01h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5136d 05h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5137d 01h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5137d 02h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5137d 02h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5137d 14h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5137d 23h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5140d 02h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5140d 02h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5141d 02h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5141d 03h /
113 Updates to exception handling for l.add and l.div jeremybennett 5142d 02h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5142d 02h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5142d 06h /
110 or1ksim make check should work without a libc in the or32-elf tools julius 5143d 03h /
109 or_debug_proxy does signals with signals, just ignores signals julius 5143d 11h /
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5145d 01h /
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5145d 02h /
106 Removing old tests, pending addition of new ones. jeremybennett 5145d 02h /
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5148d 10h /
104 Candidate release 0.4.0rc4 jeremybennett 5148d 10h /
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5149d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.