OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 140

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5128d 01h /
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5129d 00h /
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5129d 00h /
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5129d 01h /
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5129d 22h /
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5135d 02h /
134 Updates for stable release 0.4.0 jeremybennett 5135d 02h /
133 Patches for floating point support jeremybennett 5138d 23h /
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5138d 23h /
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.
jeremybennett 5138d 23h /
130 Updating uclibc patch julius 5140d 02h /
129 Previous commit was before saving file. jeremybennett 5140d 22h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5140d 22h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5140d 23h /
126 More explanation of l.xori. jeremybennett 5140d 23h /
125 Update to specification of l.xori. jeremybennett 5141d 06h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5141d 18h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5141d 22h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5142d 18h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5142d 19h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5142d 19h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5143d 07h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5143d 16h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5145d 19h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5145d 19h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5146d 19h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5146d 20h /
113 Updates to exception handling for l.add and l.div jeremybennett 5147d 18h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5147d 19h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5147d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.