OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 143

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5116d 09h /
142 added OpenRISC version rel3 marcus.erlandsson 5116d 12h /
141 added OpenRISC version rel3 marcus.erlandsson 5116d 12h /
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5117d 12h /
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5118d 10h /
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5118d 11h /
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5118d 12h /
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5119d 09h /
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5124d 13h /
134 Updates for stable release 0.4.0 jeremybennett 5124d 13h /
133 Patches for floating point support jeremybennett 5128d 10h /
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5128d 10h /
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.
jeremybennett 5128d 10h /
130 Updating uclibc patch julius 5129d 13h /
129 Previous commit was before saving file. jeremybennett 5130d 09h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5130d 09h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5130d 09h /
126 More explanation of l.xori. jeremybennett 5130d 10h /
125 Update to specification of l.xori. jeremybennett 5130d 17h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5131d 05h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5131d 09h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5132d 05h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5132d 06h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5132d 06h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5132d 18h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5133d 03h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5135d 06h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5135d 06h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5136d 06h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5136d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.