OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 148

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.		 jeremybennett 5116d 10h /
147 Integration of Or1ksim as a GDB simulator. jeremybennett 5116d 12h /
146 Restructured Or1k implementation. Now works without frame pointer, using unified code approach. jeremybennett 5116d 12h /
145 Fixed bug in data structure initialization. jeremybennett 5116d 12h /
144 Missing file to fix bug 1797. jeremybennett 5116d 13h /
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5116d 15h /
142 added OpenRISC version rel3 marcus.erlandsson 5116d 18h /
141 added OpenRISC version rel3 marcus.erlandsson 5116d 18h /
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5117d 18h /
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5118d 17h /
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5118d 17h /
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5118d 18h /
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5119d 15h /
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5124d 19h /
134 Updates for stable release 0.4.0 jeremybennett 5124d 19h /
133 Patches for floating point support jeremybennett 5128d 16h /
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5128d 16h /
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.		 jeremybennett 5128d 16h /
130 Updating uclibc patch julius 5129d 19h /
129 Previous commit was before saving file. jeremybennett 5130d 15h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5130d 15h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5130d 15h /
126 More explanation of l.xori. jeremybennett 5130d 16h /
125 Update to specification of l.xori. jeremybennett 5130d 23h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5131d 11h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5131d 15h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5132d 11h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5132d 12h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5132d 12h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5133d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.