OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 525

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
525 uC/OS-II port fix: account for redzone during task stack initialisation julius 4815d 20h /
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4820d 15h /
523 Changes to -mnewlib is no longer needed with the or32-elf tool chain. jeremybennett 4821d 17h /
522 Miscellaneous tidy ups. jeremybennett 4822d 22h /
521 Tagging the 1.0rc1 release of binutils 2.20.1 for the OpenRISC 1000 julius 4824d 18h /
520 Tagging the 1.0rc2 candidate release of Newlib 1.18.0 for the OpenRISC 1000 julius 4825d 15h /
519 Tagging the 1.0rc4 candidate release of GCC 4.5.1 julius 4825d 15h /
518 Missing parts of checkin from revision 515. Version now 1.0rc4. julius 4825d 15h /
517 newlib updates with or1k support functions, libgloss cleanup julius 4826d 09h /
516 Tagging the 1.0rc3 release of GCC 4.5.1 for the OpenRISC 1000 jeremybennett 4826d 15h /
515 Minor synch with recent changes by Joern. jeremybennett 4826d 15h /
514 Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and tests fixed. jeremybennett 4826d 18h /
513 Tagging the 1.0rc3 release of GDB 7.2 for the OpenRISC 1000 jeremybennett 4826d 21h /
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 4826d 21h /
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4827d 21h /
510 Updates for release 0.5.1rc1. jeremybennett 4827d 21h /
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4827d 21h /
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4828d 20h /
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4834d 17h /
506 ORPSoC or1200 interrupt and syscall generation test julius 4835d 16h /
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4835d 17h /
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4852d 13h /
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4853d 09h /
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4855d 13h /
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4856d 13h /
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4856d 16h /
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4857d 09h /
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 4858d 22h /
497 or_debug_proxy updates julius 4859d 18h /
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4859d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.