OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 653

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4649d 23h /
652 Fix make compile.tcl for actel backend yannv 4650d 00h /
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4654d 19h /
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4655d 16h /
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4671d 22h /
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4674d 17h /
647 or1200: update documentation to go with recent rtl commits julius 4674d 18h /
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4678d 04h /
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4692d 17h /
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4692d 18h /
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4692d 18h /
642 or1200: add carry, overflow bits, and range exception julius 4692d 18h /
641 or1200: fix serial multiply/divide bug julius 4692d 18h /
640 or1200: add l.ext instructions, fix a MAC bug julius 4692d 18h /
639 or1200: or1200_dpram.v change task set_gpr to function julius 4692d 19h /
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4696d 10h /
637 porint parallel port(gpio) management task filepang 4698d 23h /
636 porting serial port management task, interrupt hander filepang 4698d 23h /
635 Patch for http://bugzilla.opencores.org/show_bug.cgi?id=69.

* config/or32/linux-elf.h <TARGET_OS_CPP_BUILTINS>: Defined, based
on LINUX_TARGET_OS_CPP_BUILTINS copied from linux.h.
jeremybennett 4700d 02h /
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4701d 10h /
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4701d 10h /
626 Fix to support GCC 4.6 by disabling -Werror. jeremybennett 4710d 01h /
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4710d 01h /
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4711d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.