OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 toolchain script error fix julius 5217d 16h /
72 Toolchain install script: or1ksim location changed, few tweaks julius 5220d 13h /
71 ORPSoC board builds, adding readmes julius 5236d 20h /
70 ORPSoC cycle accurate trace generation now compatible with latest version of Verilator \(3.800\) - This will break VCD generation on systems which earlier verilator versions\! julius 5241d 00h /
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5241d 01h /
68 Fixed up a couple of Makefile things in ORPSoCv2 julius 5243d 17h /
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5243d 20h /
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5263d 18h /
65 ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix julius 5268d 00h /
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5270d 19h /
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5280d 16h /
62 This material is part of the separate website downloads directory. jeremybennett 5291d 19h /
61 The build directory should not be part of the SVN configuration. jeremybennett 5291d 20h /
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5298d 13h /
59 Toolchain install script gcc patch change and gdb configure change julius 5319d 13h /
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5322d 12h /
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5327d 16h /
56 adding generic pll model to orpsoc julius 5335d 18h /
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5338d 08h /
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5348d 15h /
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5366d 16h /
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5367d 12h /
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5381d 14h /
50 Adding or32_funcs.S julius 5381d 18h /
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5400d 08h /
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5400d 11h /
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5409d 19h /
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5415d 19h /
45 Orpsoc eth test fix and script error message update julius 5422d 19h /
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5451d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.