OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 834

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
834 Move current version to stable directory. jeremybennett 4260d 09h /
833 Move current version to stable directory. jeremybennett 4260d 09h /
832 Move current version to stable directory. jeremybennett 4260d 09h /
831 Move current version to stable directory. jeremybennett 4260d 09h /
830 Move current version to stable directory. jeremybennett 4260d 09h /
829 Move current version to stable directory. jeremybennett 4260d 09h /
828 Move current version to stable directory. jeremybennett 4260d 09h /
827 Move current version to stable directory. jeremybennett 4260d 09h /
826 Move current version to stable directory. jeremybennett 4260d 09h /
825 Move current version to stable directory. jeremybennett 4260d 09h /
824 Move current version to stable directory. jeremybennett 4260d 09h /
823 Move current version to stable directory. jeremybennett 4260d 09h /
822 Move current version to stable directory. jeremybennett 4260d 09h /
821 Move current version to stable directory. jeremybennett 4260d 09h /
820 Move current version to stable directory. jeremybennett 4260d 09h /
819 Move current version to stable directory. jeremybennett 4260d 09h /
818 Put current stable binutils in stable directory. jeremybennett 4260d 09h /
817 A directory for the current stable versions of GNU tool chains. jeremybennett 4260d 09h /
816 Restructuring to put all except the current stable version in a separate directory. jeremybennett 4260d 09h /
815 OR1200 debug unit: prevent deadlock when trap instruction stalls

As per mailing list post <20120925160925.5725e06f@latmask.vernier.se>,
the debug unit could deadlock with the instruction decoder if the trap
instruction is held back by a pipeline stall. This change prevents that.

The problem can be reproduced by placing a breakpoint at an unfavorable
position with instruction cache enabled. In our test, this occurred
with or1200-cbasic when placing a breakpoint at test_bss using gdb, but
this is dependent on such factors as cache parameters and compilation
result.		 yannv 4270d 12h /
814 orpsoc/or1200: Set correct PC after reset when parameter boot_adr is used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4285d 05h /
813 or1200: Set correct PC after reset when parameter boot_adr is used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4285d 05h /
812 Fix for Bug 86 - Problem with or1k_interrupt_handler_add() stekern 4349d 13h /
811 added exec command to redboot skrzyp 4388d 11h /
810 Added SPI driver skrzyp 4390d 11h /
809 OR1200: Regenerate documentation.

Forgot newline in version history table, so last entry was missing.		 julius 4400d 23h /
808 OR1200: Add DSX bit support to SR.

Updated documentation, revision is now 13.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85		 julius 4400d 23h /
807 ORPSoC: Commit for bug 85 - add DSX support to OR1200.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85

Also added software tests, and added these tests to default regression test list		 julius 4400d 23h /
806 OR1200: Fix for bug 90

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=90		 julius 4400d 23h /
805 ORPSoC: Fix for bug 90 - EPCR on range exception bug

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=90		 julius 4400d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.