OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1005

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1005 Import ivang 7968d 22h /
1004 Now every ramdisk image should have init program. simons 7969d 06h /
1003 cuc temporary files are deleted upon exiting markom 7969d 06h /
1002 Now every ramdisk image should have init program. simons 7969d 06h /
1001 fixed load/store state machine verilog generation errors markom 7969d 06h /
1000 IC/DC cache enable routines fixed. simons 7969d 07h /
999 Now every ramdisk image should have init program. simons 7969d 08h /
998 added missing fout initialization markom 7969d 09h /
997 PRINTF should be used instead of printf; command redirection repaired markom 7969d 10h /
996 some minor bugs fixed markom 7970d 09h /
995 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7970d 17h /
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7970d 17h /
993 Fixed IMMU bug. lampret 7970d 17h /
992 A bug when cache enabled and bus error comes fixed. simons 7971d 02h /
991 Different memory controller. simons 7971d 02h /
990 Test is now complete. simons 7971d 02h /
989 c++ is making problems so, for now, it is excluded. simons 7972d 10h /
988 ORP architecture supported. simons 7973d 01h /
987 ORP architecture supported. simons 7973d 09h /
986 outputs out of function are not registered anymore markom 7973d 09h /
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7973d 21h /
984 Disable SB until it is tested lampret 7973d 21h /
983 First checkin lampret 7973d 23h /
982 Moved to sim/bin lampret 7973d 23h /
981 First checkin. lampret 7973d 23h /
980 Removed sim.tcl that shouldn't be here. lampret 7973d 23h /
979 Removed old test case binaries. lampret 7973d 23h /
978 Added variable delay for SRAM. lampret 7973d 23h /
977 Added store buffer. lampret 7973d 23h /
976 Added store buffer lampret 7973d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.