OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1013

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1013 ORP architecture supported. simons 7962d 11h /
1012 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7963d 04h /
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7963d 04h /
1010 Import ivang 7967d 07h /
1009 Import ivang 7967d 08h /
1008 Import ivang 7967d 08h /
1007 Import ivang 7967d 08h /
1006 Import ivang 7967d 08h /
1005 Import ivang 7967d 08h /
1004 Now every ramdisk image should have init program. simons 7967d 17h /
1003 cuc temporary files are deleted upon exiting markom 7967d 17h /
1002 Now every ramdisk image should have init program. simons 7967d 17h /
1001 fixed load/store state machine verilog generation errors markom 7967d 17h /
1000 IC/DC cache enable routines fixed. simons 7967d 17h /
999 Now every ramdisk image should have init program. simons 7967d 18h /
998 added missing fout initialization markom 7967d 20h /
997 PRINTF should be used instead of printf; command redirection repaired markom 7967d 21h /
996 some minor bugs fixed markom 7968d 20h /
995 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7969d 03h /
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7969d 03h /
993 Fixed IMMU bug. lampret 7969d 03h /
992 A bug when cache enabled and bus error comes fixed. simons 7969d 12h /
991 Different memory controller. simons 7969d 13h /
990 Test is now complete. simons 7969d 13h /
989 c++ is making problems so, for now, it is excluded. simons 7970d 20h /
988 ORP architecture supported. simons 7971d 12h /
987 ORP architecture supported. simons 7971d 19h /
986 outputs out of function are not registered anymore markom 7971d 20h /
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7972d 08h /
984 Disable SB until it is tested lampret 7972d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.