OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1049

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1049 Added "breaks" command that prints all set breakpoints. ivang 7998d 16h /
1048 breakpoint can be set on labels markom 7999d 18h /
1047 options missing bug fixed markom 8001d 16h /
1046 cmov pushing through markom 8001d 16h /
1045 fixed type 2 joining FLAG_REG bug markom 8001d 22h /
1044 uncond branch simplification bug fixed markom 8001d 23h /
1043 cuc delay slot loading bug fixed markom 8001d 23h /
1042 added a-b-c, a-c bb simplification markom 8002d 17h /
1041 profiling miscalculation and add-sfxx joining bugs fixed markom 8002d 18h /
1040 Updated the script. lampret 8003d 11h /
1039 Added linter directory. lampret 8003d 11h /
1038 Fixed a typo, reported by Taylor Su. lampret 8003d 13h /
1037 First import of the new synopsys DC scripts. lampret 8003d 14h /
1036 Removed old synthesis scripts. lampret 8003d 14h /
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 8004d 03h /
1034 Fixed encoding for l.div/l.divu. lampret 8004d 06h /
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 8004d 13h /
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 8005d 03h /
1031 Setting phy to 10Mbps full duplex. simons 8005d 18h /
1030 Ethernet configured for 10Mbps. simons 8006d 15h /
1029 Typing error fixed. simons 8006d 15h /
1028 Import. ivang 8006d 15h /
1027 PRINTF/printf mess fixed. simons 8006d 23h /
1026 rtems-20020807 import ivang 8007d 09h /
1025 PRINTF/printf mess fixed. simons 8007d 12h /
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8007d 21h /
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 8008d 08h /
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8008d 10h /
1021 *** empty log message *** rherveille 8012d 13h /
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 8012d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.