OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1168

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1168 Added explicit alignment expressions. csanchez 7669d 02h /
1167 Corrected offset of TSS field within task_struct. csanchez 7669d 02h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7669d 03h /
1165 timeout bug fixed; contribution by Carlos markom 7685d 20h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7689d 09h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7689d 09h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7689d 09h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7689d 09h /
1160 added missing .rodata.* section into rom linker script phoenix 7720d 09h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7732d 12h /
1158 Added simple uart test case. lampret 7733d 13h /
1157 Added syscall test case. lampret 7733d 14h /
1156 Tick timer test case added. lampret 7734d 10h /
1155 No functional change. Only added customization for exception vectors. lampret 7735d 14h /
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7743d 05h /
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7743d 16h /
1152 *** empty log message *** phoenix 7743d 19h /
1151 *** empty log message *** phoenix 7743d 20h /
1150 remove unneded include phoenix 7743d 21h /
1149 *** empty log message *** phoenix 7744d 09h /
1148 *** empty log message *** phoenix 7744d 09h /
1147 remove unneeded include phoenix 7744d 09h /
1146 cygwin fix phoenix 7744d 09h /
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7744d 09h /
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7746d 15h /
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7747d 06h /
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7747d 06h /
1141 WB = 1/2 RISC clock test code enabled. lampret 7748d 15h /
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7748d 15h /
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7748d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.