OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1194

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1194 correct all the syntax errors dries 7587d 05h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7587d 05h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7587d 07h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7587d 07h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7603d 06h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7603d 06h /
1188 Added support for rams with byte write access. simons 7603d 06h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7604d 05h /
1186 Added support for rams with byte write access. simons 7604d 05h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7610d 22h /
1184 Scan signals mess fixed. simons 7610d 22h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7615d 13h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7615d 15h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7615d 15h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7619d 01h /
1179 BIST interface added for Artisan memory instances. simons 7619d 01h /
1178 avoid another immu exception that should not happen phoenix 7648d 12h /
1177 more informative output phoenix 7649d 19h /
1176 Added comments. damonb 7650d 10h /
1175 Added three missing wire declarations. No functional changes. lampret 7650d 13h /
1174 fix for immu exceptions that never should have happened phoenix 7651d 14h /
1173 Added QMEM. lampret 7652d 22h /
1172 Added embedded memory QMEM. lampret 7652d 23h /
1171 Added embedded memory QMEM. lampret 7652d 23h /
1170 Added support for l.addc instruction. csanchez 7659d 18h /
1169 Added support for l.addc instruction. csanchez 7659d 19h /
1168 Added explicit alignment expressions. csanchez 7665d 05h /
1167 Corrected offset of TSS field within task_struct. csanchez 7665d 05h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7665d 05h /
1165 timeout bug fixed; contribution by Carlos markom 7681d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.