OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7486d 11h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7490d 23h /
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7490d 23h /
1211 New wb_biu for iwb interface. lampret 7490d 23h /
1210 No functional change. lampret 7490d 23h /
1209 Fixed instantiation name. lampret 7490d 23h /
1208 Added useless signal genpc_stop_refetch. lampret 7490d 23h /
1207 Static exception prefix. lampret 7490d 23h /
1206 Static exception prefix. lampret 7490d 23h /
1205 fix for gdb_debug config phoenix 7497d 08h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7514d 19h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7514d 19h /
1202 at exception print insn number to ease debugging phoenix 7514d 20h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7539d 15h /
1200 mbist signals updated according to newest convention markom 7539d 15h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7543d 16h /
1198 make it compile on RH 8,9 phoenix 7569d 06h /
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7574d 11h /
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7574d 13h /
1195 made the project file a little bit more universal dries 7574d 14h /
1194 correct all the syntax errors dries 7574d 14h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7574d 14h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7574d 16h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7574d 16h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7590d 14h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7590d 14h /
1188 Added support for rams with byte write access. simons 7590d 14h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7591d 13h /
1186 Added support for rams with byte write access. simons 7591d 13h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7598d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.