OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
178 Some test code lampret 8370d 12h /
177 Improved wb_sram model lampret 8370d 12h /
176 IC enable/disable. lampret 8370d 13h /
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8371d 08h /
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8371d 10h /
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8373d 14h /
172 Removing obsolete files. lampret 8374d 17h /
171 Added monitor.v and timescale.v lampret 8374d 17h /
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8374d 17h /
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8374d 17h /
168 Major clean-up. lampret 8378d 07h /
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8379d 06h /
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8396d 17h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8396d 17h /
164 *** empty log message *** lampret 8398d 20h /
163 Forgot files.f file. lampret 8398d 20h /
162 Benches (under development). lampret 8398d 20h /
161 Development version of RTL. Libraries are missing. lampret 8398d 20h /
160 simulation script lampret 8398d 20h /
159 synthesis scripts lampret 8398d 20h /
158 Initial RTEMS import chris 8408d 10h /
157 Update simons 8415d 13h /
156 File moved to opcode. simons 8415d 13h /
155 Update simons 8415d 13h /
154 Updated for new runtime environment chris 8421d 13h /
153 Writes to SPR_PC are now enabled chris 8421d 14h /
152 Breakpoint exceptions from single step are not printed now. chris 8421d 14h /
151 Typo in the previous commit. Sorry. chris 8421d 14h /
150 Fixed some single stepping issues chris 8421d 14h /
149 Fixed bug where disassemble command caused a segmentation fault chris 8422d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.