OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Updated debug. lampret 8396d 12h /
179 Sim run script lampret 8416d 05h /
178 Some test code lampret 8416d 05h /
177 Improved wb_sram model lampret 8416d 05h /
176 IC enable/disable. lampret 8416d 05h /
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8417d 00h /
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8417d 03h /
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8419d 07h /
172 Removing obsolete files. lampret 8420d 09h /
171 Added monitor.v and timescale.v lampret 8420d 09h /
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8420d 09h /
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8420d 09h /
168 Major clean-up. lampret 8423d 23h /
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8424d 23h /
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8442d 09h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8442d 09h /
164 *** empty log message *** lampret 8444d 12h /
163 Forgot files.f file. lampret 8444d 12h /
162 Benches (under development). lampret 8444d 12h /
161 Development version of RTL. Libraries are missing. lampret 8444d 12h /
160 simulation script lampret 8444d 12h /
159 synthesis scripts lampret 8444d 12h /
158 Initial RTEMS import chris 8454d 03h /
157 Update simons 8461d 06h /
156 File moved to opcode. simons 8461d 06h /
155 Update simons 8461d 06h /
154 Updated for new runtime environment chris 8467d 06h /
153 Writes to SPR_PC are now enabled chris 8467d 06h /
152 Breakpoint exceptions from single step are not printed now. chris 8467d 06h /
151 Typo in the previous commit. Sorry. chris 8467d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.