OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 187

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
187 minor change to clear pending exception chris 8356d 17h /
186 major change to UART structure chris 8356d 17h /
185 major change to UART code chris 8356d 17h /
184 modified decode for trace debugging chris 8356d 17h /
183 changed special case for PICSR chris 8356d 17h /
182 updated exception handling procedures chris 8356d 17h /
181 Added trace/stall commands chris 8356d 17h /
180 Updated debug. lampret 8356d 22h /
179 Sim run script lampret 8376d 15h /
178 Some test code lampret 8376d 15h /
177 Improved wb_sram model lampret 8376d 15h /
176 IC enable/disable. lampret 8376d 15h /
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8377d 10h /
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8377d 13h /
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8379d 17h /
172 Removing obsolete files. lampret 8380d 19h /
171 Added monitor.v and timescale.v lampret 8380d 19h /
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8380d 19h /
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8380d 19h /
168 Major clean-up. lampret 8384d 09h /
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8385d 09h /
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8402d 20h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8402d 20h /
164 *** empty log message *** lampret 8404d 22h /
163 Forgot files.f file. lampret 8404d 22h /
162 Benches (under development). lampret 8404d 22h /
161 Development version of RTL. Libraries are missing. lampret 8404d 22h /
160 simulation script lampret 8404d 22h /
159 synthesis scripts lampret 8404d 22h /
158 Initial RTEMS import chris 8414d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.