OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 205

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Adding debug capabilities. Half done. lampret 8391d 17h /
204 Added function prototypes to stop gcc from complaining erez 8394d 09h /
203 Updated from xess branch. lampret 8395d 22h /
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8401d 06h /
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8401d 06h /
200 Initial import simons 8404d 13h /
199 Initial import simons 8404d 14h /
198 Moved from testbench.old simons 8407d 01h /
197 This is not used any more. simons 8407d 01h /
196 Configuration SPRs added. simons 8407d 02h /
195 New test added. simons 8407d 02h /
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8407d 10h /
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8407d 10h /
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8407d 19h /
191 Added UART jitter var to sim config chris 8408d 16h /
190 Added jitter initialization chris 8408d 16h /
189 fixed mode handling for tick facility chris 8408d 16h /
188 fixed PIC interrupt controller chris 8408d 16h /
187 minor change to clear pending exception chris 8408d 16h /
186 major change to UART structure chris 8408d 16h /
185 major change to UART code chris 8408d 16h /
184 modified decode for trace debugging chris 8408d 16h /
183 changed special case for PICSR chris 8408d 16h /
182 updated exception handling procedures chris 8408d 16h /
181 Added trace/stall commands chris 8408d 16h /
180 Updated debug. lampret 8408d 21h /
179 Sim run script lampret 8428d 14h /
178 Some test code lampret 8428d 14h /
177 Improved wb_sram model lampret 8428d 14h /
176 IC enable/disable. lampret 8428d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.