OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 SLP hooks. lampret 8857d 17h /
34 Started with SLP (not finished yet). lampret 8857d 17h /
33 Handling of or1k exceptions. lampret 8861d 15h /
32 Interrupt recognition. lampret 8861d 15h /
31 16450 serial UART device. lampret 8861d 18h /
30 Updated SPRs, exceptions. Added 16450 device. lampret 8861d 18h /
29 Adding OR16/OR32 insn decoder. lampret 8876d 16h /
28 Adding COFF loader. lampret 8876d 16h /
27 Updated. lampret 8891d 20h /
26 Clean up. lampret 8892d 13h /
25 Bug fix in handling labels when loading code into simulator memory. lampret 8892d 13h /
24 Static branch prediction added. lampret 8892d 13h /
23 Common OR1K backend for OR32 and OR16. lampret 8892d 13h /
22 More modifications related to or16. lampret 8894d 19h /
21 More modifications related to or16. cmchen 8894d 19h /
20 or1k renamed to or32. lampret 8895d 08h /
19 Added or16, or1k renamed to or32. lampret 8895d 09h /
18 or16 added, or1k renamed to or32. lampret 8895d 09h /
17 Re-generated. jrydberg 8918d 05h /
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.
jrydberg 8918d 05h /
15 Initial revision. jrydberg 8954d 20h /
14 First import. lampret 8954d 22h /
13 Rebuild of the generated files. jrydberg 8956d 01h /
12 Added information to the section about how to configure and compile
the package.
jrydberg 8956d 01h /
11 Rebuild from configure.in. jrydberg 8956d 01h /
10 Support for both architectures. Specify architecture with the
--target option.
jrydberg 8956d 01h /
9 Added support for OpenRISC 100 and DLX. jrydberg 8956d 01h /
8 Initial revision. jrydberg 8956d 01h /
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8956d 01h /
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8956d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.