OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 353

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Cashes disabled. simons 8275d 22h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8277d 01h /
351 Fixed some l.trap typos. lampret 8277d 02h /
350 For GDB changed single stepping and disabled trap exception. lampret 8277d 04h /
349 Some bugs regarding cache simulation fixed. simons 8278d 16h /
348 Added instructions on how to build configure. ivang 8280d 00h /
347 Added CRC32 calculation to Ethernet erez 8280d 21h /
346 Improved Ethernet simulation erez 8280d 23h /
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8280d 23h /
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8281d 01h /
343 Small touches to test programs erez 8281d 03h /
342 added exception vectors to support and modified section names markom 8282d 00h /
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8282d 02h /
340 Added hpint vector lampret 8282d 02h /
339 Added setpc test lampret 8282d 02h /
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8282d 02h /
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8282d 02h /
336 VAPI works markom 8282d 22h /
335 some small bugs fixed markom 8282d 23h /
334 removed vapi client file markom 8283d 02h /
333 small bug fixed markom 8283d 05h /
332 removed fixed irq numbering from pic.h; tick timer section added markom 8283d 05h /
331 dependecy is required by history analisis markom 8283d 06h /
330 Cache test lampret 8283d 09h /
329 Now using macros from spr_defs.h lampret 8283d 09h /
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8283d 11h /
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8283d 11h /
326 More realistic default cache type. lampret 8283d 11h /
325 minor ethernet testbench modifications erez 8284d 14h /
324 added initial ethernet RX simulation (very simple for now) erez 8284d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.