OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 415

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
415 DTLB test tested on simulator. simons 8279d 12h /
414 Stack section should not be loaded into mamory. simons 8279d 20h /
413 some section changes markom 8279d 22h /
412 *** empty log message *** simons 8279d 22h /
411 acv uart testsuite now works (without modem test) markom 8280d 01h /
410 MMU test added. simons 8280d 19h /
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8281d 01h /
408 Fixed errant rx_bd_num erez 8281d 22h /
407 Initial revision. simons 8281d 23h /
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8282d 00h /
405 Stepping trough l.jal and l.jalr fixed. simons 8283d 02h /
404 is_delayed() is used outside this file. simons 8283d 02h /
403 Prompt changed because ddd requires (gdb). simons 8283d 02h /
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8283d 06h /
401 *** empty log message *** simons 8286d 16h /
400 force_dslot_fetch does not work - allways zero. simons 8286d 16h /
399 Trap insn couses break after exits ex_insn. simons 8286d 16h /
398 added register field defines ivang 8288d 21h /
397 removed or16 architecture markom 8288d 23h /
396 added missing file markom 8289d 01h /
395 removed obsolete dependency and history from cpu section markom 8289d 03h /
394 dependency joined with dependstats; history moved to sim section markom 8289d 04h /
393 messages: exception on many places changed to abort markom 8289d 04h /
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8289d 12h /
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8289d 12h /
390 Changed instantiation name of VS RAMs. lampret 8289d 14h /
389 Changed default delay for load and store in superscalar cpu. lampret 8289d 14h /
388 Added comments for cpu section. lampret 8289d 14h /
387 Now FPGA and ASIC target are separate. lampret 8289d 15h /
386 Fixed VS RAM instantiation - again. lampret 8289d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.