OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.
joel 8691d 19h /
56 2000-08-30 Joel Sherrill <joel@OARcorp.com>

* Base import of unmodified newlib 1.8.2.
joel 8691d 19h /
55 Added 'dv' command for dumping memory as verilog model. lampret 8701d 07h /
54 Regular maintenance. lampret 8701d 07h /
53 Added setjmp/longjmp. lampret 8706d 07h /
52 Comment character changed. lampret 8762d 03h /
51 Exception detection changed a bit. lampret 8762d 03h /
50 Added CURINSN macro. lampret 8762d 03h /
49 Changed simulation mode to non-virtual (real). lampret 8762d 03h /
48 Added CCR. lampret 8762d 03h /
47 Added interrupt recognition and better memory dump. lampret 8762d 03h /
46 Added srand(). lampret 8762d 03h /
45 Added NONE. lampret 8762d 03h /
44 %s bug fixed. lampret 8767d 08h /
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8772d 12h /
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8772d 12h /
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8773d 09h /
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.
lampret 8773d 13h /
39 First import. lampret 8773d 13h /
38 Virtual machine at the moment. lampret 8773d 14h /
37 STACK_SIZE is not properly used (will be removed soon). lampret 8773d 14h /
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).
lampret 8773d 14h /
35 SLP hooks. lampret 8773d 14h /
34 Started with SLP (not finished yet). lampret 8773d 14h /
33 Handling of or1k exceptions. lampret 8777d 13h /
32 Interrupt recognition. lampret 8777d 13h /
31 16450 serial UART device. lampret 8777d 16h /
30 Updated SPRs, exceptions. Added 16450 device. lampret 8777d 16h /
29 Adding OR16/OR32 insn decoder. lampret 8792d 13h /
28 Adding COFF loader. lampret 8792d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.