OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 588

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
588 New test added. simons 8227d 00h /
587 gdb messages disabled markom 8227d 02h /
586 ROM version is default. simons 8227d 03h /
585 This file is not used any more. simons 8227d 03h /
584 This files are not ment to be here. simons 8227d 03h /
583 Several changes to make uclinux to work on xess board. simons 8227d 03h /
582 Several changes to make uclinux to work on xess board. simons 8227d 03h /
581 Several changes to make uclinux to work on xess board. simons 8227d 03h /
580 strsave changed to xstrdup markom 8227d 09h /
579 This commit was manufactured by cvs2svn to create tag 'start'. 8228d 06h /
578 Insight markom 8228d 06h /
577 info spr fixed markom 8229d 02h /
576 some risc test added markom 8229d 03h /
575 Not needed to be compiled with -O2 optimization any more. simons 8229d 05h /
574 fixed some tests to work markom 8229d 07h /
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8229d 11h /
572 Some new bugs fixed. simons 8229d 20h /
571 Changed alignment exception EPCR. Not tested yet. lampret 8229d 20h /
570 Fixed order of syscall and range exceptions. lampret 8229d 22h /
569 Default ASIC configuration does not sample WB inputs. lampret 8230d 07h /
568 include command added to cfg script markom 8230d 08h /
567 Commit lapsus fixed. simons 8230d 08h /
566 Fast sim switch fixed. simons 8230d 08h /
565 Regular update for new test cases. lampret 8230d 11h /
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8230d 11h /
563 Added debug model for testing du. Updated or1200_monitor. lampret 8230d 11h /
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8230d 11h /
561 Tick timer is not connected to PIC. simons 8230d 23h /
560 some code cleanup markom 8233d 08h /
559 Fixed bug in SET_FIELD macro. (setting register field to 0 is not such a good idea) ivang 8234d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.