OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 660

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8205d 11h /
659 Default configuration should still be with serial support. simons 8206d 03h /
658 Default configuration should still be with serial support. simons 8206d 03h /
657 VGA console support added with frame buffer driver for CRT engine. simons 8206d 03h /
656 VGA console support added with frame buffer driver for CRT engine. simons 8206d 03h /
655 TLB registers addresses changed. simons 8208d 19h /
654 This is repaired in new versions of uClinux. simons 8208d 20h /
653 Some cleanup. simons 8208d 20h /
652 Some cleanup. simons 8208d 20h /
651 Some cleanup. simons 8208d 20h /
650 Some cleanup. simons 8208d 21h /
649 Some cleanup. simons 8208d 21h /
648 fb now works in system memory markom 8210d 07h /
647 some changes to fb to make it compatible with HW markom 8211d 01h /
646 some bugs fixed markom 8211d 03h /
645 simple frame buffer peripheral with test added markom 8211d 06h /
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8212d 02h /
643 Quick bug fix. ivang 8212d 02h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8212d 02h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8212d 02h /
640 Merge profiler and mprofiler with sim. ivang 8212d 03h /
639 MMU cache inhibit bit test added. simons 8214d 18h /
638 TLBTR CI bit is now working properly. simons 8214d 18h /
637 Updated file names. lampret 8214d 19h /
636 Fixed combinational loops. lampret 8214d 19h /
635 Fixed Makefile bug. ivang 8214d 21h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8215d 22h /
633 Bug fix in command line parser. ivang 8215d 23h /
632 profiler and mprofiler merged into sim. ivang 8216d 18h /
631 Real cache access is simulated now. simons 8217d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.