OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 666

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
666 Target or1k renamed to or32. simons 8180d 03h /
665 Some changes needed for succesful compilation with gcc 3.1 simons 8180d 07h /
664 very simple PS/2 keyboard model with associated test added markom 8181d 06h /
663 No longer using async rst as sync reset for the counter. lampret 8181d 16h /
662 GNU binutils merge. ivang 8182d 06h /
661 Allow flash writes. Ugly workaround for something else... lampret 8182d 13h /
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8182d 13h /
659 Default configuration should still be with serial support. simons 8183d 05h /
658 Default configuration should still be with serial support. simons 8183d 05h /
657 VGA console support added with frame buffer driver for CRT engine. simons 8183d 05h /
656 VGA console support added with frame buffer driver for CRT engine. simons 8183d 06h /
655 TLB registers addresses changed. simons 8185d 21h /
654 This is repaired in new versions of uClinux. simons 8185d 22h /
653 Some cleanup. simons 8185d 22h /
652 Some cleanup. simons 8185d 23h /
651 Some cleanup. simons 8185d 23h /
650 Some cleanup. simons 8185d 23h /
649 Some cleanup. simons 8186d 00h /
648 fb now works in system memory markom 8187d 09h /
647 some changes to fb to make it compatible with HW markom 8188d 03h /
646 some bugs fixed markom 8188d 05h /
645 simple frame buffer peripheral with test added markom 8188d 09h /
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 04h /
643 Quick bug fix. ivang 8189d 04h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 04h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 04h /
640 Merge profiler and mprofiler with sim. ivang 8189d 06h /
639 MMU cache inhibit bit test added. simons 8191d 20h /
638 TLBTR CI bit is now working properly. simons 8191d 21h /
637 Updated file names. lampret 8191d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.