OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Added dh command. lampret 8489d 02h /
85 Added dumphex. lampret 8489d 02h /
84 Update. lampret 8489d 02h /
83 Updates. lampret 8489d 02h /
82 Changed pctemp to pcnext. lampret 8489d 02h /
81 This commit was manufactured by cvs2svn to create tag 'alpha'. 8516d 21h /
80 First import. lampret 8516d 21h /
79 Data and instruction cache simulation added. lampret 8518d 18h /
78 (i/d)tlb_status lampret 8642d 08h /
77 Regular update. lampret 8642d 08h /
76 regular update lampret 8642d 08h /
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8642d 08h /
74 Same as DMMU. lampret 8649d 08h /
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8649d 08h /
72 Added 'how to build GNU tools' lampret 8654d 08h /
71 Clean two typos. lampret 8659d 10h /
70 Basic setjmp/longjmp are ready. lampret 8659d 10h /
69 Sim debug. lampret 8661d 08h /
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8661d 08h /
67 Added simulator "application load". lampret 8661d 08h /
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8661d 08h /
65 Added DMMU stats. lampret 8661d 08h /
64 SPR bit definition moved to spr_defs.h. lampret 8661d 08h /
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8661d 08h /
62 OR1K DMMU model. lampret 8661d 08h /
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8676d 02h /
60 Memory model changed. lampret 8696d 11h /
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8696d 22h /
58 This commit was manufactured by cvs2svn to create tag 'newlib-1-8-2'. 8702d 20h /
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8702d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.