OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 923

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
923 basic dos/fat service release rherveille 7996d 22h /
922 basic dos service rherveille 7996d 22h /
921 atabug stable release rherveille 7996d 22h /
920 *** empty log message *** rherveille 7996d 23h /
919 stable release rherveille 7996d 23h /
918 sa command bug fixed markom 7997d 05h /
917 optimize cmovs bug fixed markom 7997d 05h /
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 7997d 15h /
915 cuc main verilog file generation markom 7998d 02h /
914 SR[FO] is always set to 1. lampret 7998d 08h /
913 Executed log insns counter output in decimal instead of hex. lampret 7998d 08h /
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 7998d 08h /
911 Added instruction count to hardware executed log lampret 7998d 08h /
910 No arith and overflow flags by default. lampret 7998d 09h /
909 Bug fix. lampret 7999d 19h /
908 busy signal added markom 8004d 03h /
907 function calling generation; not tested yet markom 8004d 03h /
906 function dependency analysis added markom 8004d 06h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8005d 02h /
904 duplicated memory loads (same location) can be removed markom 8005d 08h /
903 a few gui improvements markom 8006d 01h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8006d 02h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8008d 20h /
900 Typing error fixed. mohor 8008d 20h /
899 Typing error fixed. mohor 8008d 21h /
898 l.movhi added; (signed) comparison bug fixed markom 8011d 00h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8011d 00h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8013d 19h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8013d 19h /
894 Typing mistake fixed. simons 8015d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.