OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1209

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1209 Fixed instantiation name. lampret 7523d 09h /
1208 Added useless signal genpc_stop_refetch. lampret 7523d 09h /
1207 Static exception prefix. lampret 7523d 09h /
1206 Static exception prefix. lampret 7523d 09h /
1205 fix for gdb_debug config phoenix 7529d 18h /
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7547d 05h /
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7547d 05h /
1202 at exception print insn number to ease debugging phoenix 7547d 06h /
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7572d 01h /
1200 mbist signals updated according to newest convention markom 7572d 01h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7576d 02h /
1198 make it compile on RH 8,9 phoenix 7601d 17h /
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7606d 21h /
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7606d 23h /
1195 made the project file a little bit more universal dries 7607d 00h /
1194 correct all the syntax errors dries 7607d 00h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7607d 00h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7607d 02h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7607d 02h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7623d 00h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7623d 00h /
1188 Added support for rams with byte write access. simons 7623d 00h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7623d 23h /
1186 Added support for rams with byte write access. simons 7623d 23h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7630d 16h /
1184 Scan signals mess fixed. simons 7630d 16h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7635d 08h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7635d 10h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7635d 10h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7638d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.