OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 375

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
375 Support for breakpoints changed. simons 8261d 12h /
374 *** empty log message *** simons 8261d 18h /
373 update after links markom 8261d 23h /
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8262d 01h /
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8262d 01h /
370 Program counter divided to PPC and NPC. simons 8264d 13h /
369 Configuration command description added. simons 8265d 02h /
368 Typos. lampret 8265d 02h /
367 Changed DSR/DRR behavior and exception detection. lampret 8265d 02h /
366 *** empty log message *** simons 8265d 16h /
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8265d 21h /
364 info spr bug fixed markom 8266d 20h /
363 program can be stepped and continued before running it, supporting low level debugging markom 8266d 21h /
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8267d 02h /
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8267d 03h /
360 Added OR1200_REGISTERED_INPUTS. lampret 8267d 13h /
359 Added optional sampling of inputs. lampret 8267d 13h /
358 Fixed virtual silicon single-port rams instantiation. lampret 8267d 13h /
357 Fixed dbg_is_o assignment width. lampret 8267d 13h /
356 Break point bug fixed simons 8267d 16h /
355 uart VAPI model improved; changes to MC and eth. markom 8267d 23h /
354 Fixed width of du_except. lampret 8268d 10h /
353 Cashes disabled. simons 8268d 20h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8269d 23h /
351 Fixed some l.trap typos. lampret 8270d 01h /
350 For GDB changed single stepping and disabled trap exception. lampret 8270d 02h /
349 Some bugs regarding cache simulation fixed. simons 8271d 15h /
348 Added instructions on how to build configure. ivang 8272d 22h /
347 Added CRC32 calculation to Ethernet erez 8273d 20h /
346 Improved Ethernet simulation erez 8273d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.