OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 902

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8049d 18h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8052d 12h /
900 Typing error fixed. mohor 8052d 12h /
899 Typing error fixed. mohor 8052d 13h /
898 l.movhi added; (signed) comparison bug fixed markom 8054d 16h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8054d 17h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8057d 11h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8057d 11h /
894 Typing mistake fixed. simons 8059d 09h /
893 Ethernet tested on xess board. simons 8059d 09h /
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 8059d 09h /
891 eth_ledc not positioned correctly. Fixed. mohor 8059d 09h /
890 Ethernet RXD pins were not positioned correctly. mohor 8059d 10h /
889 Modified Ethernet model. ivang 8059d 15h /
888 LCD 320x240 configuration added. simons 8060d 08h /
887 Some additional instructions fixes. simons 8060d 18h /
886 MMU registers reserved fields protected from writing. simons 8061d 17h /
885 Some incorrect instructions fixed. simons 8061d 20h /
884 code cleaning - a lot of global variables moved to runtime struct markom 8061d 23h /
883 cuc updated, cuc prompt parsing; CSM analysis markom 8062d 18h /
882 Routine for adjusting read and write delay for devices added. simons 8064d 21h /
881 Normally uart rx and tx files should be in the current folder. mohor 8065d 13h /
880 Library should not be erased during clean. mohor 8065d 14h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 8067d 17h /
878 first release of atabug rherveille 8069d 10h /
877 ata beta release rherveille 8069d 10h /
876 Beta release of ATA simulation rherveille 8069d 11h /
875 libgcc is moved here to avoid the mess with the folders. simons 8069d 23h /
874 Command for displaying trace buffer added. simons 8077d 17h /
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8088d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.