OpenCores
URL https://opencores.org/ocsvn/pairing/pairing/trunk

Subversion Repositories pairing

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Detailed description for the ModelSim macro file and the main test bench file homer.xing 4522d 08h /
25 simulation scripts and readme-file explaining how to start the simulation homer.xing 4522d 08h /
24 LGPL claim in each source hdl file homer.xing 4530d 08h /
23 LGPL license text homer.xing 4530d 08h /
22 Change TAB to space homer.xing 4530d 10h /
21 Add detailed input data capture condition in the document homer.xing 4530d 10h /
20 Add a module and a testbench for Xilinx ISE post-route simulation homer.xing 4531d 12h /
19 Update synthesis result homer.xing 4532d 06h /
18 add synthesis result homer.xing 4532d 06h /
17 use logic for $f3m_mux6$ homer.xing 4532d 07h /
16 Add synthesis configuration files homer.xing 4532d 11h /
15 add document. ha ha ha homer.xing 4532d 12h /
14 Move constraint file homer.xing 4532d 12h /
13 Add document and synthesis directories homer.xing 4532d 12h /
12 Simplify the interface of the core. homer.xing 4532d 13h /
11 Cheers! as fast as a rocket homer.xing 4533d 09h /
10 Ho ho, better circuit homer.xing 4534d 03h /
9 Add constrains file for ISE homer.xing 4535d 06h /
8 Finished Tate Pairing. Ha ha ha homer.xing 4535d 07h /
7 Finish inversion @ f33m homer.xing 4543d 12h /
6 add testbench for $f33m$. homer.xing 4544d 12h /
5 rename director : verilog/ -> rtl/ homer.xing 4544d 12h /
4 add testbench homer.xing 4545d 10h /
3 finish Duursma Lee algorithm. doing f33m module homer.xing 4545d 10h /
2 upload code for Duursma-Lee algorithm. I am still developing them. homer.xing 4546d 10h /
1 The project and the structure was created root 4546d 10h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.