OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 109

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
109 There was missing path to hdl.var file. tadejm 7627d 15h /
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7627d 16h /
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7627d 16h /
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7632d 14h /
105 Wrong pci_bridge32.v file included in the project! mihad 7637d 21h /
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7638d 00h /
103 Added test application and modified files to support it. mihad 7684d 21h /
102 Cleanup! mihad 7684d 21h /
101 Added simulation files. mihad 7684d 21h /
100 Cleanup! mihad 7684d 21h /
99 Cleanup! mihad 7684d 22h /
98 Cleanup. mihad 7684d 22h /
97 Doing a little bit of cleanup. mihad 7684d 22h /
96 Update! mihad 7684d 22h /
95 Removed this file, because it was too large - long download time. mihad 7684d 22h /
94 Changed one critical PCI bus signal logic. mihad 7684d 22h /
93 Added a test application! mihad 7685d 05h /
92 Update! mihad 7685d 06h /
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7720d 19h /
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7720d 19h /
89 Burst 2 error fixed. mihad 7756d 20h /
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7762d 19h /
87 Updated acording to RTL changes. mihad 7774d 17h /
86 Entered the option to disable no response counter in wb master. mihad 7774d 17h /
85 Changed Vendor ID defines. mihad 7774d 21h /
84 Changed vendor ID. mihad 7778d 15h /
83 Cleaned up the code. No functional changes. mihad 7803d 14h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7817d 10h /
81 Updated synchronization in top level fifo modules. mihad 7817d 10h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7820d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.