URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 92

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
92	Update!	mihad	7697d 03h	/
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7732d 17h	/
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7732d 17h	/
89	Burst 2 error fixed.	mihad	7768d 18h	/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7774d 17h	/
87	Updated acording to RTL changes.	mihad	7786d 14h	/
86	Entered the option to disable no response counter in wb master.	mihad	7786d 14h	/
85	Changed Vendor ID defines.	mihad	7786d 19h	/
84	Changed vendor ID.	mihad	7790d 13h	/
83	Cleaned up the code. No functional changes.	mihad	7815d 11h	/
82	This commit was manufactured by cvs2svn to create tag 'rel_5'.		7829d 08h	/
81	Updated synchronization in top level fifo modules.	mihad	7829d 08h	/
80	This commit was manufactured by cvs2svn to create tag 'rel_4'.		7832d 13h	/
79	Updated.	mihad	7832d 13h	/
78	Old files with wrong names removed.	mihad	7832d 13h	/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7832d 13h	/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7835d 13h	/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7838d 13h	/
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7838d 14h	/
73	Bug fixes, testcases added.	mihad	7838d 14h	/
72	* empty log message *	mihad	7885d 17h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7893d 09h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7930d 17h	/
69	Changed BIST signal names etc..	mihad	7930d 17h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7934d 02h	/
67	Changed BIST signals for RAMs.	tadejm	7934d 07h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7937d 17h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7940d 16h	/
64	The testcase I just added in previous revision repaired	mihad	7940d 18h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7940d 20h	/

Browse

Tools

Subversion Repositories pci

[/] - Rev 92

Filtering Options