OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Prevent exceptions from being taken while stalling skordal 3366d 13h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3366d 16h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3368d 21h /
24 Remove unused STRINGIFY macros skordal 3369d 10h /
23 Create branch to use for implementing a cache skordal 3369d 10h /
22 Fix the potato_get_badvaddr() macro skordal 3369d 10h /
21 Upgrade the example design to use a 60 MHz system clock skordal 3369d 11h /
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.
skordal 3369d 11h /
19 SHA256 benchmark: allow compiler to inline at will skordal 3369d 11h /
18 instr_misalign_check: add do_jump to sensitivity list skordal 3371d 11h /
17 Improve detection of unaligned instructions skordal 3375d 18h /
16 Correct grammar in source code comment skordal 3375d 18h /
15 SHA256 benchmark: fix Makefile syntax error skordal 3382d 11h /
14 Improve detection of invalid instructions skordal 3382d 11h /
13 Add SHA256 benchmark code skordal 3382d 16h /
12 Update example design with correct bug-report URL and testbenches skordal 3382d 18h /
11 Correct FIFO file header skordal 3382d 18h /
10 Add missing FIFO module skordal 3387d 12h /
9 Remove dependency on a non-existent target in the Makefile skordal 3387d 12h /
8 Clarify instruction ROM naming in the example design README skordal 3394d 14h /
7 Add test design for the Nexys 4 board from Digilent skordal 3394d 15h /
6 Add ISA tests skordal 3394d 15h /
5 Update the README, remove .md extension skordal 3396d 20h /
4 Add license skordal 3396d 20h /
3 Fix bug reporting URL skordal 3396d 21h /
2 Initial commit skordal 3396d 23h /
1 The project and the structure was created root 3408d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.