OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 Add rudimentary User's manual skordal 3319d 22h /
27 Prevent exceptions from being taken while stalling skordal 3320d 00h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3320d 03h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3322d 08h /
24 Remove unused STRINGIFY macros skordal 3322d 21h /
23 Create branch to use for implementing a cache skordal 3322d 21h /
22 Fix the potato_get_badvaddr() macro skordal 3322d 21h /
21 Upgrade the example design to use a 60 MHz system clock skordal 3322d 22h /
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.
skordal 3322d 22h /
19 SHA256 benchmark: allow compiler to inline at will skordal 3322d 22h /
18 instr_misalign_check: add do_jump to sensitivity list skordal 3324d 22h /
17 Improve detection of unaligned instructions skordal 3329d 05h /
16 Correct grammar in source code comment skordal 3329d 05h /
15 SHA256 benchmark: fix Makefile syntax error skordal 3335d 21h /
14 Improve detection of invalid instructions skordal 3335d 22h /
13 Add SHA256 benchmark code skordal 3336d 03h /
12 Update example design with correct bug-report URL and testbenches skordal 3336d 05h /
11 Correct FIFO file header skordal 3336d 05h /
10 Add missing FIFO module skordal 3340d 23h /
9 Remove dependency on a non-existent target in the Makefile skordal 3340d 23h /
8 Clarify instruction ROM naming in the example design README skordal 3348d 01h /
7 Add test design for the Nexys 4 board from Digilent skordal 3348d 02h /
6 Add ISA tests skordal 3348d 02h /
5 Update the README, remove .md extension skordal 3350d 07h /
4 Add license skordal 3350d 07h /
3 Fix bug reporting URL skordal 3350d 08h /
2 Initial commit skordal 3350d 10h /
1 The project and the structure was created root 3361d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.