OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Make continouous status register reads asynchronous skordal 3308d 00h /
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.
skordal 3308d 00h /
39 Disable IRQs when handling exceptions skordal 3308d 00h /
38 Add "Hello World" test application skordal 3308d 02h /
37 Add macro to set the TOHOST register from C code skordal 3308d 02h /
36 Ensure correct read of CSR after stall skordal 3308d 02h /
35 Prevent jumping/branching when stalling skordal 3308d 02h /
34 Prevent flushing the pipeline if it is stalling skordal 3308d 02h /
33 Ensure correct read of CSR after stall skordal 3308d 02h /
32 Prevent jumping/branching when stalling skordal 3310d 23h /
31 Prevent flushing the pipeline if it is stalling skordal 3311d 00h /
30 Add testcase for a combination of instructions that fail when using cache skordal 3313d 05h /
29 Add reset functionality for the WB arbiter state machine skordal 3316d 00h /
28 Add rudimentary User's manual skordal 3321d 23h /
27 Prevent exceptions from being taken while stalling skordal 3322d 01h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3322d 04h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3324d 09h /
24 Remove unused STRINGIFY macros skordal 3324d 21h /
23 Create branch to use for implementing a cache skordal 3324d 22h /
22 Fix the potato_get_badvaddr() macro skordal 3324d 22h /
21 Upgrade the example design to use a 60 MHz system clock skordal 3324d 22h /
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.
skordal 3324d 22h /
19 SHA256 benchmark: allow compiler to inline at will skordal 3324d 22h /
18 instr_misalign_check: add do_jump to sensitivity list skordal 3326d 22h /
17 Improve detection of unaligned instructions skordal 3331d 05h /
16 Correct grammar in source code comment skordal 3331d 05h /
15 SHA256 benchmark: fix Makefile syntax error skordal 3337d 22h /
14 Improve detection of invalid instructions skordal 3337d 23h /
13 Add SHA256 benchmark code skordal 3338d 03h /
12 Update example design with correct bug-report URL and testbenches skordal 3338d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.