OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Create branch for upgrading to the new privileged ISA skordal 3315d 13h /
47 Tag version 0.1 of the Potato Processor skordal 3315d 21h /
46 Remove branch: cache-playground skordal 3318d 15h /
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.
skordal 3318d 15h /
44 Add instruction cache and use the WB adapter as dmem interface skordal 3318d 16h /
43 Improve instruction fetch logic skordal 3318d 16h /
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3318d 16h /
41 Make continouous status register reads asynchronous skordal 3318d 16h /
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.
skordal 3318d 16h /
39 Disable IRQs when handling exceptions skordal 3318d 16h /
38 Add "Hello World" test application skordal 3318d 17h /
37 Add macro to set the TOHOST register from C code skordal 3318d 17h /
36 Ensure correct read of CSR after stall skordal 3318d 17h /
35 Prevent jumping/branching when stalling skordal 3318d 17h /
34 Prevent flushing the pipeline if it is stalling skordal 3318d 17h /
33 Ensure correct read of CSR after stall skordal 3318d 17h /
32 Prevent jumping/branching when stalling skordal 3321d 14h /
31 Prevent flushing the pipeline if it is stalling skordal 3321d 15h /
30 Add testcase for a combination of instructions that fail when using cache skordal 3323d 20h /
29 Add reset functionality for the WB arbiter state machine skordal 3326d 15h /
28 Add rudimentary User's manual skordal 3332d 14h /
27 Prevent exceptions from being taken while stalling skordal 3332d 16h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3332d 19h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3335d 00h /
24 Remove unused STRINGIFY macros skordal 3335d 13h /
23 Create branch to use for implementing a cache skordal 3335d 13h /
22 Fix the potato_get_badvaddr() macro skordal 3335d 13h /
21 Upgrade the example design to use a 60 MHz system clock skordal 3335d 14h /
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.
skordal 3335d 14h /
19 SHA256 benchmark: allow compiler to inline at will skordal 3335d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.