URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 65

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
65	Update platform headers and add cache control commands Cache control is currently no-ops on Potato.	skordal	3304d 13h	/
64	Add display enable support for the 7-seg module	skordal	3304d 13h	/
63	Upgrade makefiles for use with the upgraded toolchain	skordal	3307d 13h	/
62	Add a couple of missing signals to a sensitivity list	skordal	3335d 14h	/
61	Add 7-segment display controller to the Potato SoC	skordal	3336d 17h	/
60	Remove out-of-date comment	skordal	3350d 10h	/
59	Remove branch: "new-privileged-isa"	skordal	3370d 11h	/
58	Merge branch new-privileged-isa (r48-r57) into trunk This adds support for the newly published supervisor extensions version 1.7. In addition, a processor datasheet has been added and the timer_clk signal has been properly connected in the example design and the SoC testbench.	skordal	3370d 14h	/
57	Add processor datasheet	skordal	3370d 14h	/
56	Remove old and outdated processor manual	skordal	3370d 15h	/
55	Use timer_clk for the example design and SoC testbench	skordal	3370d 16h	/
54	Update benchmarks to work with supervisor spec v1.7	skordal	3375d 06h	/
53	Upgrade processor core to conform to the supervisor spec v1.7	skordal	3377d 07h	/
52	Correct .data section of sw-jal test	skordal	3377d 07h	/
51	Add scall/ecall, sbreak/ebreak and timer interrupt tests	skordal	3377d 07h	/
50	Update test environment to the new supervisor ISA	skordal	3389d 07h	/
49	Correct spelling of "privileged"	skordal	3399d 07h	/
48	Create branch for upgrading to the new privileged ISA	skordal	3399d 07h	/
47	Tag version 0.1 of the Potato Processor	skordal	3399d 14h	/
46	Remove branch: cache-playground	skordal	3402d 08h	/
45	Merge branch cache-playground (r23-r30 and r34-r44) into trunk This primarily adds the following features the the processor: - A direct-mapped instruction cache with configurable cache line width and number of cache lines. - Various bug fixes for bugs that appeared when the processor could run instructions at full speed but had to stall for data. - A "Hello World" test application.	skordal	3402d 09h	/
44	Add instruction cache and use the WB adapter as dmem interface	skordal	3402d 09h	/
43	Improve instruction fetch logic	skordal	3402d 09h	/
42	Move check for stall from irq_asserted to exception_taken in EX stage	skordal	3402d 09h	/
41	Make continouous status register reads asynchronous	skordal	3402d 09h	/
40	Reduce example design clock frequency to 50 MHz - Also includes a minor change to make the address decoder/interconnect work better with burst transfers.	skordal	3402d 09h	/
39	Disable IRQs when handling exceptions	skordal	3402d 09h	/
38	Add "Hello World" test application	skordal	3402d 10h	/
37	Add macro to set the TOHOST register from C code	skordal	3402d 10h	/
36	Ensure correct read of CSR after stall	skordal	3402d 10h	/

Browse

Tools

Subversion Repositories potato

[/] - Rev 65

Filtering Options