OpenCores
URL https://opencores.org/ocsvn/ps2/ps2/trunk

Subversion Repositories ps2

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7535d 21h /
30 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7535d 21h /
29 small modifications. gorand 7535d 21h /
28 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7539d 21h /
27 added 8-bit access to divider register. gorand 7539d 21h /
26 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7574d 04h /
25 unit delay on registers added primozs 7574d 04h /
24 support for configurable devider added primozs 7574d 06h /
23 Added an option to use constant values instead of RAM
in the translation table.
mihad 7668d 03h /
22 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7669d 00h /
21 Error fixed again. simons 7669d 00h /
20 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7669d 00h /
19 Error fixed. simons 7669d 00h /
18 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7696d 23h /
17 resetall keyword removed. ifdef moved to a separated line. simons 7696d 23h /
16 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7701d 23h /
15 Change the address width. simons 7701d 23h /
14 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8116d 02h /
13 Added mouse interface and everything for its handling, cleaned up some unused code mihad 8116d 02h /
12 Mouse interface testcases added mihad 8116d 02h /
11 Mouse interface added mihad 8116d 03h /
10 Wrong acknowledge generation during receiving repaired mihad 8116d 03h /
9 Added one more ps2 state machine for mouse interface mihad 8116d 03h /
8 Updated ucf with wildcards to make it more independant mihad 8163d 01h /
7 Little/big endian changes continued mihad 8163d 23h /
6 Little/big endian changes incorporated mihad 8164d 00h /
5 One bug fixed mihad 8165d 22h /
4 Changed defines for simulation to work without xilinx primitives mihad 8165d 23h /
3 This commit was manufactured by cvs2svn to create tag 'GATE_LEVEL_SIM_OK'. 8166d 00h /
2 Initial project import - working mihad 8166d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.