OpenCores
URL https://opencores.org/ocsvn/r2000/r2000/trunk

Subversion Repositories r2000

[/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 - Some modifications for testing exception. ameziti 5982d 21h /
21 - Flush must be on all signals in the pipeline. ameziti 5982d 21h /
20 - Modification of CP0 to wait the end of all stalls before to process Exception.
- Set "Exception sign" active until all Stalls are completed.		 ameziti 5983d 05h /
19 - Exception signals must be stalled, flushed, stoped or cleared(except reset)
- Look at 14-07-2007
- except the asynchronous event like "external interruption"		 ameziti 5983d 11h /
18 - Read/Write of the CP0 register is in the WB stage, but Exception detection begin from the MEM stage. ameziti 5983d 11h /
17 - UnFonctional Modifications: Change the name of the address port of "CP0". ameziti 5983d 11h /
16 - Remove All generable files from the project. ameziti 5983d 19h /
15 - UnFonctional Modifications.
- Change the "CP0" define to "EXCEPTION".		 ameziti 5983d 20h /
14 Remove unnecessary files from project. ameziti 5984d 04h /
13 - To simplify the exception traitement: Instruction are executed serialy.
- Exception event must be treated CONCURRENTLY with the other event that stall the pipeline.		 ameziti 5984d 04h /
12 To simplify the exception traitement: Instruction are executed serialy. ameziti 5984d 05h /
11 Exception event must be treated CONCURRENTLY with the other event that stall the pipeline. ameziti 5984d 05h /
10 Modification of the CP0. ameziti 5984d 05h /
9 When D-Cache miss, there's no need to stall MEMWB and freeze WB.
The solution is to flush MEMWB only.		 ameziti 5984d 05h /
8 Enhancement of the "Controler specification doc". ameziti 5987d 06h /
7 Add Pipeline Controler specification documentation. ameziti 5988d 04h /
6 When D-Cache miss, there's no need to stall MEMWB and freeze WB.
The solution is to flush MEMWB only.		 ameziti 5988d 06h /
5 Remove the Multiple Arithmetic Unit fonction.
- The Pipeline must stall when Mult/Div unit is busy.
- Whether there's a mflo or mfhi.
- see `define MULTIPLE_ALU		 ameziti 5989d 03h /
4 Add Soc Image in the Specification documentation ameziti 6010d 06h /
3 This commit was manufactured by cvs2svn to create tag 'arelease'. 6011d 14h /
2 First Import the project on the opencores.org CVS server ameziti 6011d 14h /
1 Standard project directories initialized by cvs2svn. 6011d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.