OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled. magro732 3598d 10h /
26 Temporary checkin of parallelSymbols branch. It does not work yet. magro732 3758d 22h /
25 Correcting compiler errors in TestRioPcsUart.vhd magro732 3765d 16h /
24 Changing errornous use statement. magro732 3765d 16h /
23 Tagging alpha release 2.0.0. magro732 3882d 10h /
22 Tagging release 1.0.0. magro732 3882d 10h /
21 Branching of a single symbol version of the new RioSerial. magro732 3882d 10h /
20 Adding software C-stack and matching VHDL modules. magro732 3947d 12h /
19 Removing synthesis warnings. magro732 3972d 12h /
18 Making RioSerial entity the same as before+minor fixes. magro732 3973d 11h /
17 Removing latch and improving timing. magro732 3974d 11h /
16 Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing. magro732 3974d 12h /
15 All testcases are ok. Still needs some tweeks though. magro732 3978d 12h /
14 Most issues solved, testbench issues remains. magro732 3981d 11h /
13 Timeouts are working. magro732 3984d 12h /
12 Backup of recent work, debugging new RioSerial. magro732 3995d 11h /
11 Receiver ready, transmitter is compiling. magro732 3995d 12h /
10 Branch to develop support for parallel symbols. magro732 3995d 12h /
9 Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes) azdem 4036d 23h /
8 Adding signal descriptions in comments. magro732 4080d 13h /
7 Adding missing generic parameters to RioPacketBuffer. magro732 4167d 16h /
6 Adding RioWbBridge. Sorry, no testbench for this one. magro732 4167d 19h /
5 Uploading primitive documentation. magro732 4174d 11h /
4 Adding protocol engine implementing the hardware independent parts of the LP-serial physical specification. magro732 4197d 00h /
3 Adding RioPacketBuffer and testbench. magro732 4197d 16h /
2 Adding RioSwitch and testbench. magro732 4197d 18h /
1 The project and the structure was created root 4199d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.