OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled. magro732 3621d 22h /
26 Temporary checkin of parallelSymbols branch. It does not work yet. magro732 3782d 10h /
25 Correcting compiler errors in TestRioPcsUart.vhd magro732 3789d 03h /
24 Changing errornous use statement. magro732 3789d 04h /
23 Tagging alpha release 2.0.0. magro732 3905d 21h /
22 Tagging release 1.0.0. magro732 3905d 21h /
21 Branching of a single symbol version of the new RioSerial. magro732 3905d 21h /
20 Adding software C-stack and matching VHDL modules. magro732 3971d 00h /
19 Removing synthesis warnings. magro732 3995d 23h /
18 Making RioSerial entity the same as before+minor fixes. magro732 3996d 22h /
17 Removing latch and improving timing. magro732 3997d 22h /
16 Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing. magro732 3997d 23h /
15 All testcases are ok. Still needs some tweeks though. magro732 4002d 00h /
14 Most issues solved, testbench issues remains. magro732 4004d 23h /
13 Timeouts are working. magro732 4008d 00h /
12 Backup of recent work, debugging new RioSerial. magro732 4018d 22h /
11 Receiver ready, transmitter is compiling. magro732 4018d 23h /
10 Branch to develop support for parallel symbols. magro732 4018d 23h /
9 Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes) azdem 4060d 11h /
8 Adding signal descriptions in comments. magro732 4104d 00h /
7 Adding missing generic parameters to RioPacketBuffer. magro732 4191d 04h /
6 Adding RioWbBridge. Sorry, no testbench for this one. magro732 4191d 06h /
5 Uploading primitive documentation. magro732 4197d 22h /
4 Adding protocol engine implementing the hardware independent parts of the LP-serial physical specification. magro732 4220d 12h /
3 Adding RioPacketBuffer and testbench. magro732 4221d 04h /
2 Adding RioSwitch and testbench. magro732 4221d 05h /
1 The project and the structure was created root 4222d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.