URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 34

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
34	Adding first version of logical egress.	magro732	3568d 20h	/
33	Adding common logical layer module.	magro732	3570d 01h	/
32	branches/singleSymbol Adding a wait-state to only insert one control-symbol into an outbound packet.	magro732	3573d 04h	/
31	Fixing compiler errors. Adding support for inserting control-symbols from receiver into frames.	magro732	3575d 05h	/
30	Changing name tags/1.0.1 to tags/1.0.1-release.	magro732	3575d 07h	/
29	Fixed bug in RioSwitch internal Wishbone interconnects.	magro732	3575d 08h	/
28	Correcting bug in RioSwitch.vhd internal Wishbone interconnect. Modifying an existing test case in TestRioSwitch.vhd to provoke the error.	magro732	3575d 08h	/
27	Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled.	magro732	3576d 19h	/
26	Temporary checkin of parallelSymbols branch. It does not work yet.	magro732	3737d 07h	/
25	Correcting compiler errors in TestRioPcsUart.vhd	magro732	3744d 01h	/
24	Changing errornous use statement.	magro732	3744d 01h	/
23	Tagging alpha release 2.0.0.	magro732	3860d 19h	/
22	Tagging release 1.0.0.	magro732	3860d 19h	/
21	Branching of a single symbol version of the new RioSerial.	magro732	3860d 19h	/
20	Adding software C-stack and matching VHDL modules.	magro732	3925d 21h	/
19	Removing synthesis warnings.	magro732	3950d 21h	/
18	Making RioSerial entity the same as before+minor fixes.	magro732	3951d 19h	/
17	Removing latch and improving timing.	magro732	3952d 20h	/
16	Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing.	magro732	3952d 20h	/
15	All testcases are ok. Still needs some tweeks though.	magro732	3956d 21h	/
14	Most issues solved, testbench issues remains.	magro732	3959d 20h	/
13	Timeouts are working.	magro732	3962d 21h	/
12	Backup of recent work, debugging new RioSerial.	magro732	3973d 20h	/
11	Receiver ready, transmitter is compiling.	magro732	3973d 21h	/
10	Branch to develop support for parallel symbols.	magro732	3973d 21h	/
9	Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes)	azdem	4015d 08h	/
8	Adding signal descriptions in comments.	magro732	4058d 22h	/
7	Adding missing generic parameters to RioPacketBuffer.	magro732	4146d 01h	/
6	Adding RioWbBridge. Sorry, no testbench for this one.	magro732	4146d 03h	/
5	Uploading primitive documentation.	magro732	4152d 20h	/

Browse

Tools

Subversion Repositories rio

[/] - Rev 34

Filtering Options