URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 78

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
78	Added stall_in to sensitivity list.	jlechner	6412d 08h	/
77	- Fixed case.	cwalter	6412d 08h	/
76	- Changed order of some statements to improve readability.	cwalter	6412d 08h	/
75	- Added barrel shifter implementation.	cwalter	6412d 08h	/
74	- Fixed bug where register value used by load was passed through to write back. Correct is ALU value.	cwalter	6412d 10h	/
73	- Fixed bug where immediate value for LD_IMM_HB was placed in the upper 8bits. This is done by the execute stage.	cwalter	6412d 10h	/
72	Added RISE_PACK_SPECIFIC containing either - constants declarations for synthesis or - enumeration types for simulation Added call to conversion function where a std_logic_vector is assigned to a opcode signal or a condition signal.	jlechner	6412d 19h	/
71	Added RISE_PACK_SPECIFIC containing either - constants declarations for synthesis or - enumeration types for simulation	jlechner	6412d 19h	/
70	Moved opcode and conditional constants and opcode_t and cond_t data types to rise_const_pack.vhd.	jlechner	6412d 19h	/
69	Synthesis package containing opcode and conditional constants used in other vhd files. Package also contains convert functions from std_logic_vector to the appropriate data type.	jlechner	6412d 19h	/
68	Simulation package containing enumeration types for opcodes and condition codes. Package also contains convert functions from std_logic_vector to the appropriate enumeration type.	jlechner	6412d 20h	/
67	- Added assembler file.	cwalter	6412d 20h	/
66	Moved constants for opcode and conditionals in seperate package.	jlechner	6412d 20h	/
65	Added correct register signals	jlechner	6412d 20h	/
64	* empty log message *	jlechner	6412d 20h	/
63	- Added missing signal stall_out_int to sensitivity list. - LR register now locked if opcode is JUMP.	cwalter	6412d 21h	/
62	no message	cwalter	6412d 23h	/
61	- Applied indenting tool. - Added first basic implementation for testing.	cwalter	6412d 23h	/
60	- Applied indenting tool.	cwalter	6412d 23h	/
59	- We don't want to lock registers the next cycle when we have stalled the previous stages. - Load opcodes also need to lock registers.	cwalter	6413d 00h	/
58	- lr_enable signal in component wb_state should have direction out.	cwalter	6413d 01h	/
57	- applied indenting tool.	cwalter	6413d 01h	/
56	new sensitivity list	ustadler	6413d 01h	/
55	- clear_out must be initialized to '0'.	cwalter	6413d 03h	/
54	- Changed reset delay.	cwalter	6413d 03h	/
53	- Removed unused constant COND_NONE.	cwalter	6413d 03h	/
52	- stall_out must be initialized to '0'	cwalter	6413d 03h	/
51	- stall_out logic has moved to synchronous process.	cwalter	6413d 03h	/
50	- Added assembler example. - Added logic for stall_in. pc_next must not be updated on stall.	cwalter	6413d 03h	/
49	data can be ead asynchronous, data is written with the rising edge of the clk	ustadler	6413d 04h	/

Browse

Tools

Subversion Repositories rise

[/] - Rev 78

Filtering Options