OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] - Rev 41

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 - update for 65c816 support robfinch 3687d 19h /
40 - sample files in assembler robfinch 3687d 19h /
39 - updated assembler plus sample files robfinch 3687d 19h /
38 - updated to support the 65c816 opcodes robfinch 3687d 19h /
37 - latest documentation robfinch 3836d 14h /
36 - missing TRB/TSB instructions in 32 bit mode added robfinch 3836d 14h /
35 - several bug fixes
- mul,mod,div immediates mode than 8 bits
- page two opcode fix on cache miss
- setting upper pc bits in emulation mode (store)		 robfinch 3883d 07h /
34 - latest bootrom.asm
- and assembler		 robfinch 3893d 21h /
33 - most recent docs robfinch 3893d 21h /
32 - many changes
- new instructions
- code reorganization		 robfinch 3893d 21h /
31 - miscellaneous updates
- unimplemented instruction vector
-		 robfinch 3903d 19h /
30 - added additional branches
- modified the pc increment
- modified interrupts, all vector through BRK
- registered some decodes
- added SUPPORT macros to allow core trimming		 robfinch 3903d 19h /
29 - updated assembler, increased instruction support robfinch 3909d 14h /
28 - updated bootrom, robfinch 3909d 14h /
27 - most recent doc robfinch 3910d 21h /
26 - latest bootrom.asm
- fixes to assembler		 robfinch 3910d 21h /
25 - add EXEC and ATNI instructions
- fix store byte zero page indexed
- fix break instruction		 robfinch 3910d 21h /
24 - fixes to assembler robfinch 3916d 19h /
23 - added subtract immediate from sp
- added stack relative addressing mode
- added move positive, move negative instructions
- fix: TSA instruction		 robfinch 3916d 19h /
22 - fix indirect load robfinch 3918d 09h /
21 - config processor mode on reset
- D flag flags extended precision for add/sub
- added software interrupt call facility
- unimplmented opcode vectoring
- bus error signal support
- merge load states to reduce core size
- zero out ir during interrupt		 robfinch 3918d 14h /
20 - greater separation of emulation and native mode in source code
- fix instruction buffer fetch for non-cached accesses
- fix the sta (d),y instruction		 robfinch 3919d 20h /
19 - added multibit shifts
- added eight bit CMP instruction		 robfinch 3920d 18h /
18 - added shift instruction to assembler
- fixed acouple of minor bugs		 robfinch 3920d 18h /
17 - updated docs robfinch 3920d 18h /
16 - tiny basic robfinch 3921d 18h /
15 - updates to assembler
- interrupt support in bootrom.asm
-		 robfinch 3921d 18h /
14 - updated docs robfinch 3921d 18h /
13 - fix overflow in immediate mode
- fix bit instruction N,V setting
- add vector base register, modified interrupt vectoring		 robfinch 3921d 19h /
12 - added LFSR and TICK count special registers
- added MUL/DIV/MOD instructions		 robfinch 3922d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.